Physical Layer 16GTs Reserved Register @0x9dc

Register at offset 1Ch in this capability is Reserved.

Table 1. i_pl_16gts_reserved_reg
Bits SW Name Description Reset
31:0 R Reserved [R0] Reserved 0x0