Introduction
The Efinity® software is a complete tool for creating RTL designs. The first stage after you complete your RTL design is synthesis. During synthesis, the compiler takes your design and turns it into a gate-level netlist.
The software supports the synthesizable subset of the following languages:
- SystemVerilog and Verilog HDL
- VHDL
- Mixed languages (any combination of the above)