TLP (2 bytes, Aligned Address)

For TLP read of lengths (2ⁿ up to 32 bytes), which are naturally aligned to the 256 bit AXI data bus, the PCIe Controller issues a single cycle burst request and controls TARGET_AXI_ARSIZE accordingly to read the exact amount of data from the AXI sub-system.