Clock Signals

Table 1. Clock Ports

Signal	Direction	Width	Description
AXI_CLK	Input	1	AXI interface clock.
PM_CLK	Output	1	Free-running clock used for low power state transitions and clock control generation.
USER_APB_CLK	Input	1	APB interface clock.