clk_pciew (0x0024)

Table 1. clk_pciew (0x0024)
Bit(s) Default Access Description
2:0 – RO PCIe AXI4-Stream interface width.
0: 64-bit
1: 128-bit
2: 256-bit
3: 512-bit