AXI4-MM Bypass Master

The AXI4-MM bypass master interface bypasses the SGDMA module, providing the host with direct access to user logic memory. The PCIe BAR4/5 address space is mapped to this interface and any transaction layer packet (TLP) targeting BAR4/5 is forwarded directly to the user logic. Additionally, the TLP address must meet the 8-byte alignment requirement.