Top Level Module

You need to create a top-level module to integrate the Ethernet 10G MAC core (generated from the IP Catalog) and the FPGA 10G PCS (generated from the Interface Designer).

Figure 1 illustrates the integration of one lane of the Ethernet 10G MAC and PCS for Efinity compilation.

Figure 1. Top-Level Module for Efinity Compilation