tBuf Register: 0x0000_0058

31 12 11 0
Reserved value
Bits Field Description Privilege
0-11 value The number of clock cycles delay before master can initiate a START bit after a STOP bit is issued.
The clock cycle refers to FCLK.
Write
12-31 Reserved Reserved. N/A

Figure 1. tBuf Register Waveform