ssHold Register: 0x0000_0028

31 12 11 0
Reserved ssHold
Bits Field Description Privilege
0-11 ssHold Clock cycle between last falling-edge and deactivated chip-select is activated.
Clock cycle refers to FCLK.
Write
12-31 Reserved Reserved. N/A

Figure 1. ssHold Register Waveform