Functional Description

The FIFO core is a first-in first-out memory queue for any application requiring an ordered storage buffer and retrieval. The core provides an optimized solution using the block RAM in Trion®, Titanium, and Topaz FPGAs. The core supports synchronous (read and write use the same clock) and asynchronous (read and write use different clocks) clocking.