Efinity and IP Documentation
TitaniumTrionEfinity and IPAll
Filter start typing or choose an option
New
New
Items with a have been posted within the past 30 days.
pdf
spreadsheet
Application Notes | ||||
AN 045: Using the Video Affine Transformation Example Design | v1.0 | May '22 | TI60 TI35 R5 | |
AN 050: Managing Windows Drivers | v1.0 | Oct '22 | EFN | |
Quality Assurance | ||||
ISO 9001:2015 Certification | v1.0 | Aug '20 | T4 T8 T13 T20 T35 T55 T85 T120 EFN | |
Notification of Sony Green Partner Certification | v1.0 | Mar '22 | T4 T8 T13 T20 T35 T55 T85 T120 EFN Ti35 Ti60 Ti90 Ti120 Ti180 | |
Customer Notifications | ||||
Customer Advisory ADV-2003-001: Incorrect Address Chain Processing | v1.0 | Mar '20 | EFN | |
IP Core User Guides | ||||
New | FIR Filter Core User Guide | v1.4 | May '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 TI90 TI120 TI180 IP |
Arithmetic IP Core User Guides | ||||
CORDIC Core User Guide | v1.2 | Feb '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 TI90 TI120 TI180 IP | |
Divider Core User Guide | v4.4 | Feb '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
New | FFT Core User Guide | v1.1 | May '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 TI90 TI120 TI180 IP |
Integer Square Root Core User Guide | v3.3 | Feb '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
AXI Infrastructures IP Core User Guides | ||||
AXI Interconnect Core User Guide | v1.4 | Feb '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 TI90 TI120 TI180 IP | |
AXI4-Stream Switch Core User Guide | v1.1 | Feb '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 TI90 TI120 TI180 IP | |
Bridges and Adaptors IP Core User Guides | ||||
APB3 to AXI4 Lite Converter Core User Guide | v3.3 | Feb '23 | T4 T8 T13 T20 T35 T55 T85 T120 IP Ti35 Ti60 | |
DMA Controller Core User Guide | v1.6 | Mar '23 | T4 T8 T13 T20 T35 T55 T85 T120 IP Ti35 Ti60 | |
Ethernet IP Core User Guides | ||||
Triple Speed Ethernet MAC Core User Guide | v4.7 | Mar '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 | |
Memory IP Core User Guides | ||||
Block RAM Wrapper Core User Guide | v1.2 | Mar '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 TI90 TI120 TI180 IP | |
FIFO (Legacy) Core User Guide | v4.1 | Dec '21 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
FIFO Core User Guide | v1.7 | Feb '23 | T4 T8 T13 T20 T35 T55 T85 T120 TI35 TI60 IP | |
Memory Controllers IP Core User Guides | ||||
ASMI SPI Flash Controller Core User Guide | v3.8 | Mar '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
DDR Hard Memory Controller-Calibration and Reset Core User Guide | v1.1 | Feb '23 | T20 T35 T55 T85 T120 IP | |
DDR Hard Memory Controller-Reset User Guide | v2.4 | Feb '23 | IP T20 T35 T55 T85 T120 | |
DDR3 Soft Controller Core User Guide | v1.3 | Feb '23 | TI60 TI35 TI90 TI120 TI180 IP | |
JTAG SPI Flash Loader Core User Guide | v3.4 | Feb '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
HyperRAM Controller Core User Guide | v2.6 | Apr '23 | T4 T8 T13 T20 T35 T55 T85 T120 IP Ti35 Ti60 | |
SD Host Controller Core User Guide | v1.3 | Feb '23 | T4 T8 T13 T20 T35 T55 T85 T120 IP | |
SDRAM Controller Core User Guide | v2.4 | Feb '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 | |
MIPI IP Core User Guides | ||||
MIPI 2.5G CSI-2 RX Controller Core | v1.3 | Feb '23 | TI90 TI120 TI180 IP | |
MIPI 2.5G CSI-2 TX Controller Core | v1.4 | Feb '23 | TI90 TI120 TI180 IP | |
New | MIPI 2.5G DSI TX Controller Core User Guide | v1.1 | May '23 | Ti90 Ti120 TI180 IP |
MIPI CSI-2 RX Controller Core User Guide | v1.8 | Apr '23 | TI60 TI35 IP | |
MIPI CSI-2 TX Controller Core User Guide | v1.7 | Feb '23 | TI60 TI35 IP | |
MIPI D-PHY RX Controller Core User Guide | v1.3 | Feb '23 | TI60 TI35 IP | |
MIPI D-PHY TX Controller Core User Guide | v1.3 | Feb '23 | TI60 TI35 IP | |
MIPI DSI TX Controller Core User Guide | v2.0 | Apr '23 | TI35 TI60 IP | |
Serial Interface Protocols IP Core User Guides | ||||
I2C Core User Guide | v4.4 | Feb '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
UART Core User Guide | v3.8 | Feb '23 | IP T4 T8 T13 T20 T35 T55 T85 T120 Ti35 Ti60 | |
End of Life IP Core User Guides | ||||
Exploring the Opal SoC and T8 FPGA using the Trion T8 BGA81 Development Board | v1.1 | Nov '21 | T8 R5 | |
DDR Hard Memory Controller-Calibration Core User Guide | v3.4 | Jun '22 | T20 T35 T55 T85 T120 IP | |
Ruby Vision RISC-V SoC Data Sheet | v1.1 | Mar '21 | T120 R5 | |
Ruby RISC-V SoC Data Sheet | v1.6 | Dec '21 | R5 T20 T35 T55 T85 T120 | |
Ruby RISC-V SoC Hardware and Software User Guide | v2.4 | Dec '21 | R5 T20 T35 T55 T85 T120 | |
Jade RISC-V SoC Data Sheet | v1.6 | Dec '21 | R5 T13 T20 T35 T55 T85 T120 | |
Jade RISC-V SoC Hardware and Software User Guide | v2.4 | Dec '21 | R5 T13 T20 T35 T55 T85 T120 | |
Opal RISC-V SoC Data Sheet | v1.6 | Dec '21 | R5 T8 T13 T20 T35 T55 T85 T120 | |
Opal RISC-V SoC Hardware and Software User Guide | v2.4 | Dec '21 | R5 T8 T13 T20 T35 T55 T85 T120 | |
Opal (Xyloni) RISC-V SoC Hardware and Software User Guide | v1.2 | Nov '21 | R5 T8 T13 T20 T35 T55 T85 T120 |