MIPI 2.5G CSI-2 TX Controller Core User Guide

UG-CORE-MIPI-2-5G-CSI2-TX-v2.0
March 2024
www.efinixinc.com

Contents

Introduction

The MIPI CSI-2 interface, which defines a simple, high-speed protocol, is the most widely used camera interface for mobile[1]. Adding a MIPI interface to an FPGA creates a powerful bridge to transmit or receive high-speed video data easily to/from an application processor. The MIPI 2.5G CSI-2 TX Controller core allows you to perform complex video and image processing as a part of a complete system solution with a data rate of up to 2.5 Gbps. The MIPI 2.5G CSI-2 TX Controller uses the hard MIPI D-PHY blocks in supported Titanium FPGAs.

Use the IP Manager to select IP, customize it, and generate files. The MIPI 2.5G CSI-2 TX Controller core has an interactive wizard to help you set parameters. The wizard also has options to create a testbench and/or example design targeting an Efinix® development board.

Features

- Configurable data lanes: 1, 2, or 4
- High-speed (HS) mode and Low-power (LP) mode
- Arbitrary number of payload data bytes
- HS mode byte clock frequency from 5 to 156 MHz (80 to 2,500 Mbps data rate)
- Continuous HS mode byte clock and discontinuous HS mode byte clock
- 16-bit HS mode data width
- Pixel format:
  - RAW: RAW6, RAW7, RAW8, RAW10, RAW12,RAW14, RAW16, RAW20, RAW24, RAW28
  - RGB: RGB444, RGB555, RGB565, RGB888
  - YUV: YUV420 8-bit (legacy), YUV420 8-bit, YUV420, 10-bit, YUV420 8-bit (CSPS), YUV420 10-bit (CSPS), YUV422 8-bit, YUV422 10-bit
- User defined 8-bit data types
- Generic 8-bit long packet
- Null, blank and embedded 8-bit non image data
- PPI interface
- Generic frame mode and accurate frame mode
- Supports end of transmission error, start of transmission sync error, control error & LP escape error
- Supports control status register (CSR) for status and error assertion accessed through AXI4-Lite interface
- Supports initial auto-skew calibration and self-periodic skew calibration

[1] Source: MIPI Alliance.

Device Support

Table 1: MIPI 2.5G CSI-2 TX Controller Core Device Support

FPGA Family	Supported Device
Trion	-
Titanium	Ti90, Ti120, Ti180 Not including F529 and G529 packages

Resource Utilization and Performance

Note: The resources and performance values provided are based on some of the supported FPGAs. These values are just guidance and can change depending on the device resource utilization, design congestion, and user design.

Table 2: Titanium Resource Utilization and Performance

MIPI 2.5G CSI-2 TX Controller with 4 data lanes.

FPGA	Logic and Adders	Flip-flops	Memory Blocks	DSP48 Blocks	f_{MAX} (MHz)[2]				Efinity® Version[3]
					clk_esc	axi_clk	clk_byte_HS	clk_pixel	
Ti180 L484 C4	4,263	1,658	13	1	400	340	240	260	2022.1

Release Notes

You can refer to the IP Core Release Notes for more information about the IP core changes. The IP Core Release Notes is available in the Efinity Downloads page under each Efinity software release version.

Note: You must be logged in to the Support Portal to view the IP Core Release Notes.

(2) Using default parameter settings.
(3) Using Verilog HDL.

Functional Description

The MIPI 2.5G CSI-2 TX Controller consists of the following blocks:

- *Control Status Registers*—Registers that user can configure in runtime and statuses that user can read using the AXI4-lite interface
- *ECC Generator*—Error correction code generator block
- *CRC Generator*—Cyclic redundancy check generator block
- *Packetizer*—Converts pixel data to MIPI data format
- *Pixel-to-Byte Converter*—Interprets the video data type and converts the pixel data to 64-bit data format
- *Pixel FIFO*—Manages clock domain conversion for the data from pixel clock domain to MIPI byte clock domain
- *Videa Interface Detector*— Detects the video interface signals such as `hsync`, `vsync` and determine the start of a video horizontal line or video vertical line

The core has a video, AXI4-lite, MIPI D-PHY, and clock and reset interfaces.

Figure 1: MIPI 2.5G CSI-2 TX Controller System Block Diagram



Ports

Table 3: Clock and Reset Ports

Port	Direction	Description
clk_esc	Input	IP core clock consumed by controller logics. 100MHz.
reset_esc_n	Input	IP core reset signal.
clk_byte_HS	Input	MIPI TX parallel clock This is a HS mode transmission clock.
reset_byte_HS_n	Input	MIPI TX parallel clock reset signal.
clk_pixel	Input	Pixel clock.
reset_pixel_n	Input	Pixel clock reset signal.
axi_clk	Input	AXI4-Lite interface clock.
axi_reset_n	Input	AXI4-Lite interface reset.

Table 4: PHY-Protocol Interface

Port	Direction	Description
TxUlpsClk	Output	Transmit ULPS on Clock Lane. This signal is clocked with clk_esc and reset_esc_n. This active-high signal is asserted to cause a Clock lane module to enter the ULPS.
TxUlpsExitClk	Output	Transmit ULPS Exit Sequence. This signal is clocked with clk_esc and reset_esc_n. This active-high signal is asserted when ULPS is active and the protocol is ready to leave ULPS.
TxUlpsActiveClkNot	Input	ULPS (not) Active. This signal is clocked with clk_esc and reset_esc_n. This active-low signal is asserted to indicate that the lane is in ULPS.
TxUlpsEsc [NUM_DATA_LANE-1:0]	Output	Escape Mode Transmit ULPS. This signal is clocked with clk_esc and reset_esc_n. This active-high signal is asserted with TxRequestEsc to cause the lane module to enter the ULPS.
TxUlpsExit [NUM_DATA_LANE-1:0]	Output	Transmit ULPS Exit Sequence. This signal is clocked with clk_esc and reset_esc_n. This active-high signal is asserted when ULPS is active and the protocol is ready to leave ULPS.
TxRequestEsc [NUM_DATA_LANE-1:0]	Output	Escape Mode Transmit Request. This signal is clocked with clk_esc and reset_esc_n. This active-high signal is used to request escape sequences.
TxSkewCalHS [NUM_DATA_LANE-1:0]	Output	HS Transmit Skew Calibration. This bus is clocked with clk_byte_HS and reset_byte_HS_n. This is an optional signal to initiate the periodic deskew burst at the transmitter. A low-to-high transition causes the PHY to initiate the transmission of a skew calibration pattern. A high-to-low transition causes the PHY to end the transmission of a skew calibration pattern, and initiate an end-of-transmission sequence.
TxStopStateD [NUM_DATA_LANE-1:0]	Input	Data lane in Stop State. This is nn asynchronous active-high signal from the MIPI hard D-PHY to indicate that the data lane is in stop state.
TxStopStateC	Input	Clock lane in Stop State. This is an asynchronous active-high signal from the MIPI hard D-PHY to indicate that the clock lane is in stop state.
TxUlpsActiveNot [NUM_DATA_LANE-1:0]	Input	ULPS (not) Active. This signal is clocked with clk_esc and reset_esc_n. This active-low signal is asserted to indicate that the lane is in ULPS.
TxReadyHS [NUM_DATA_LANE-1:0]	Input	HS Transmit Ready. This bus is clocked with clk_byte_HS and reset_byte_HS_n. This active-high signal indicates that TxDataHS is accepted by the lane module to be serially transmitted.
TxRequestHS [NUM_DATA_LANE-1:0]	Output	HS Transmit Request and Data Valid. This bus is clocked with clk_byte_HS and reset_byte_HS_n. A low-to-high transition causes the lane module to initiate a start-of-transmission sequence. A high-to-low transition causes the lane module to initiate an end-of-transmission sequence. This active-high signal also indicates that the protocol is driving valid data on TxDataHS to be transmitted.

Port	Direction	Description
TxRequestHSc	Output	HS Transmit Request and Data Valid. This bus is clocked with clk_byte_HS and reset_byte_HS_n. A low-to-high transition causes the lane module to initiate a start-of-transmission sequence. A high-to-low transition causes the lane module to initiate an end-of-transmission sequence. This active-high signal causes the lane module to begin transmitting a HS clock.
TxDataHS*n* [HS_DATA_WIDTH-1:0]	Output	HS data to be transmitted for lane. This bus is clocked with clk_byte_HS and reset_byte_HS_n. *n* = lane 0 to 3
TxReqValidHS*n* [1:0]	Output	High-Speed Transmit Word Data Valid. This bus is clocked with clk_byte_HS and reset_byte_HS_n. When the High-Speed Transmit Data width is greater than 8 bits, it is necessary to indicate which 8-bit segments contain valid transmit data to be able to transmit any number of words. *n* = lane 0 to 3

Table 5: Video Interface

All signals are clocked with clk_pixel and reset_pixel_n.

Port	Direction	Description
hsync_vc*x*	Input	Active-high horizontal sync for virtual channel. *x* = virtual lane 0 to 15
vsync_vc*x*	Input	Active-high vertical sync for virtual channel. *x* = virtual lane 0 to 15
datatype [5:0]	Input	Data type of the long packet. Sampled at Hsync rising edge.
pixel_data [63:0]	Input	Video Data. Sampled when pixel_data_valid is high. The actual width is dependent on pixel type. Refer to the pixel encoding table.
pixel_data_valid	Input	Active-high pixel data enable.
haddr [15:0]	Input	16 bit horizontal number of pixels. Sampled at Hsync rising edge.
line_num[15:0]	Input	Line number to use. Sampled at Hsync rising edge.
frame_num[15:0]	Input	Frame number to use. Sampled at Hsync rising edge.

Table 6: AXI4-Lite Interface

Interface to access **Table 7: Control Status Registers** on page 8.

All signals are clocked with axi_clk and axi_reset_n.

Port	Direction	Description
axi_awaddr [15:0]	Input	AXI4-Lite write address bus.
axi_awvalid	Input	AXI4-Lite write address valid strobe.
axi_awready	Output	AXI4-Lite write address ready signal.
axi_wdata [31:0]	Input	AXI4-Lite write data.
axi_wvalid	Input	AXI4-Lite write data valid strobe.
axi_wready	Output	AXI4-Lite write ready signal.
axi_bvalid	Output	AXI4-Lite write response valid strobe.
axi_bready	Input	AXI4-Lite write response ready signal.
axi_araddr [15:0]	Input	AXI4-Lite read address bus.
axi_arvalid	Input	AXI4-Lite read address valid strobe.
axi_arready [31:0]	Output	AXI4-Lite read address ready signal.
axi_rdata	Output	AXI4-Lite read data.
axi_rvalid	Output	AXI4-Lite read data valid strobe.
axi_rready	Input	AXI4-Lite read data ready signal.

Pixel Clock Calculation

The following formula calculates the pixel clock frequency that you need to drive the pixel clock input port, `clk_pixel`.

```
PIX_CLK_MHZ <= (DATARATE_MBPS * NUM_DATA_LANE) / PACK_BIT
```

where:

- PIX_CLK_MHZ is the pixel clock in MHz
- DATARATE_MBPS is the MIPI data rate in Mbps
- NUM_DATA_LANE is the number of data lanes
- PACK_BIT is the Pixel data bits per pixel clock from **Pixel Encoding** on page 10

Control Status Registers

Table 7: Control Status Registers

Word Address Offset	Name	R/W	Width (bits)
0x00	Interrupt Status Register	R/W1C[4]	4
0x04	Interrupt Enable Register	R/W	5
0x08	D-PHY stop state status for lane 0 to lane 7	R	8
0x0C	D-PHY Ultra Low-Power State (ULPS) status	R	9

[4] Read register. Write 1 to clear the register.

Word Address Offset	Name	R/W	Width (bits)
0x10	Reserved	–	–
0x14	Reserved	–	–
0x18	D-PHY ULPS control signal	R/W	9

Table 8: Interrupt Status Register Definition (0x00)

Bit	Name	Description
0	Pixel FIFO full	Pixel FIFO in the pixel-to-byte converter module is full.
1	Pixel FIFO empty	Pixel FIFO in the pixel-to-byte converter module is empty.
2	Unsupported video data type	The TX controller received an unsupported video data type from the user through port datatype[5:0].
3	Initialization complete	The core asserts this signal high when tInit timing parameter is met. TX controller is ready to send MIPI transaction.

Table 9: Interrupt Enable Register Definition (0x04)

Each enabled interrupt status bit is aggregated to the `irq` output port as indicator. By default, all interrupt enable registers are set to 1'b0 (disabled).

Bit	Name	Description
0	Pixel FIFO full interrupt enable	Enable interrupt generation for PixelFIFO full status bit.
1	Pixel FIFO empty full interrupt enable	Enable interrupt generation for PixelFIFO empty status bit.
2	Unsupported video data type full interrupt enable	Enable interrupt generation for Unsupportedvideo data type status bit.
3	Initialization complete full interrupt enable	Enable interrupt generation for Initialization complete status bit.

Table 10: D-PHY Ultra Low-Power State (ULPS) Status (0x0C)

Bit	Name	Description
0	TxUlpsActiveClkNot	ULPS (not) Active. The core deasserts this signal low to indicate that the clock lane is in ULPS.
8:1	TxUlpsActiveNot_7 to TxUlpsActiveNot_0	ULPS (not) Active. The core deasserts this signal low to indicate that the data lane is in ULPS.

Table 11: D-PHY ULPS Control Signal Register Definition (0x18)

Bit	Name	Description
0	TxUlpsClk	Transmit ULPS on Clock Lane. The core asserts this signal high to cause a clock lane module to enter the ULPS. The lane module remains in this mode until TxUlpsClk is de-asserted.
8:1	TxUlpsEsc[7:0]	Escape Mode Transmit ULPS. For LP implementations, the core asserts this and TxRequestEsc signals high to cause the lane module to enter the ULPS. The lane module remains in this mode until TxRequestEsc is de-asserted.

Pixel Encoding

Table 12: Pixel Encoding

TYPE[5:0]	Data Type	Pixels per Clock	Bits per Pixel	Pixel Data Bits per Pixel Clock
0x20	RGB444	4	12	48
0x21	RGB555	4	15	60
0x22	RGB565	4	16	64
0x23	RGB666	3	18	54
0x24	RGB888	2	24	48
0x28	RAW6	8	6	48
0x29	RAW7	8	7	56
0x2A	RAW8	8	8	64
0x2B	RAW10	4	10	40
0x2C	RAW12	4	12	48
0x2D	RAW14	4	14	56
0x2E	RAW16	4	16	64
0x2F	RAW20	2	20	40
0x27	RAW24	2	24	48
0x26	RAW28	2	28	56
0x18	YUV420 8 bit	Odd line: 8 Even line: 4	Odd line: 8 Even line: 8, 24	Odd line: 64 Even line: 64
0x19	YUV420 10 bit	Odd line: 4 Even line: 2	Odd line: 10 Even line: 10, 30	Odd line: 40 Even line: 40
0x1A	Legacy YUV420 8 bit	4	8, 16	48
0x1C	YUV420 8 bit (CSPS)	Odd line: 8 Even line: 4	Odd line: 8 Even line: 8, 24	Odd line: 64 Even line: 64
0x1D	YUV420 10 bit (CSPS)	Odd line: 4 Even line: 2	Odd line: 10 Even line: 10, 30	Odd line: 40 Even line: 40
0x1E	YUV422 8 bit	4	8, 24	64
0x1F	YUV422 10 bit	2	10, 30	40
0x30 - 37	User defined 8 bit	8	8	64
0x13 – 0x16	Generic 8-bit long packet	8	8	64
0x12	Embedded 8-bit non image data	8	8	64

MIPI TX Video Data DATA[63:0] Formats

The format depends on the data type. New data arrives on every pixel clock.

Table 13: RAW6 (8 Pixels per Clock)

63 48	47 42	41 36	35 30	29 24	23 18	17 12	11 6	5 0
0	Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 14: RAW7 (8 Pixels per Clock)

63 56	55 49	48 42	41 35	34 28	27 21	20 14	13 7	6 0
0	Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 15: RAW8 (8 Pixels per Clock)

63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0
Pixel 8	Pixel 7	Pixel 6	Pixel 5	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 16: RAW10 (4 Pixels per Clock)

63 40	39 30	29 20	19 10	9 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 17: RAW12 (4 Pixels per Clock)

63 48	47 36	35 24	23 12	11 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 18: RAW14 (4 Pixels per Clock)

63 56	55 42	41 28	27 14	13 0
0	Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 19: RAW16 (4 Pixels per Clock)

63 48	47 32	31 16	15 0
Pixel 4	Pixel 3	Pixel 2	Pixel 1

Table 20: RAW20 (2 Pixels per Clock)

63 40	39 20	19 0
0	Pixel 2	Pixel 1

Table 21: RAW24 (2 Pixels per Clock)

63 48	47 24	23 0
0	Pixel 2	Pixel 1

Table 22: RAW28 (2 Pixels per Clock)

63 56	55 28	27 0
0	Pixel 2	Pixel 1

Table 23: RGB444 (4 Pixels per Clock)

63 48	47 36			35 24			23 12			11 0		
0	Pixel 4			Pixel 3			Pixel 2			Pixel 1		
–	[47:44] Red	[43:40] Green	[39:36] Blue	[35:32] Red	[31:28] Green	[27:24] Blue	[23:20] Red	[19:16] Green	[15:12] Blue	[11:8] Red	[7:4] Green	[3:0] Blue

Table 24: RGB555 (4 Pixels per Clock)

63 60	59 45			44 30			29 15			14 0		
0	Pixel 4			Pixel 3			Pixel 2			Pixel 1		
–	[59:55] Red	[54:50] Green	[49:45] Blue	[44:40] Red	[39:35] Green	[34:30] Blue	[29:25] Red	[24:20] Green	[19:15] Blue	[14:10] Red	[9:5] Green	[4:0] Blue

Table 25: RGB565 (4 Pixels per Clock)

63 48	47 32			31 16			15 0		
Pixel 4			Pixel 3			Pixel 2			Pixel 1		
[63:59] Red	[58:53] Green	[52:48] Blue	[47:43] Red	[42:37] Green	[36:32] Blue	[31:27] Red	[26:21] Green	[20:16] Blue	[15:11] Red	[10:5] Green	[4:0] Blue

Table 26: RGB888 (2 Pixels per Clock)

63 48	47 24			23 0		
0	Pixel 2			Pixel 1		
–	[47:40] Red	[39:32] Green	[31:24] Blue	[23:16] Red	[15:8] Green	[7:0] Blue

Table 27: YUV420 8 bit Odd Line (8 Pixels per Clock), Even Line (4 Pixels per Clock)

63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0
Odd Lines							
Pixel 8 Y8	Pixel 7 Y7	Pixel 6 Y6	Pixel 5 Y5	Pixel 4 Y4	Pixel 3 Y3	Pixel 2 Y2	Pixel 1 Y1
Even Lines							
Pixel 4	Pixel 3			Pixel 2	Pixel 1		
Y4	V3	Y3	U3	Y2	V1	Y1	U1

Table 28: Legacy YUV420 8 bit (4 Pixels per Clock)

63 48	47 40	39 32	31 24	23 16	15 8	7 0
0	Pixel 4	Pixel 3		Pixel 2	Pixel 1	
Odd Lines	Y4	Y3	U3	Y2	Y1	U1
Even Lines	Y4	Y3	V3	Y2	Y1	V1

Table 29: YUV420 10 bit Odd Line (4 Pixels per Clock), Even Line (2 Pixels per Clock)

63 40	39 30	29 20	19 10	9 0
Odd Lines				
0	Pixel 4 Y4	Pixel 3 Y3	Pixel 2 Y2	Pixel 1 Y1
Even Lines				
0	Pixel 1	Pixel 2	Pixel 1	
	Y2	V1	Y1	U1

Table 30: YUV422 8 bit (4 Pixels per Clock)

63 56	55 48	47 40	39 32	31 24	23 16	15 8	7 0
Pixel 4	Pixel 3			Pixel 2	Pixel 1		
Y4	V3	Y3	U3	Y2	V1	Y1	U1

Table 31: YUV422 10 bit (2 Pixels per Clock)

63 40	39 30	29 20	19 10	9 0
0	Pixel 1	Pixel 2	Pixel 1	
	Y2	V1	Y1	U1

Video Timing Parameters

The following waveforms show the video interface signals relationship.

Figure 2: Video Timing Waveform (Horizontal)



Figure 3: Video Timing Waveform (Vertical)



Table 32: Video Timing Parameter Definitions

MIPI Video Timing Parameters	Definition
HACT	Total number of pixel per line
VACT	Total number of line per frame
HSA	HSYNC pulse width
HBP	Horizontal back porch
HFP	Horizontal front porch
VSA	VSYNC pulse width
VBP	Vertical back porch
VFP	Vertical front porch
Pixel Clock	Video stream pixel clock frequency in MHz
MIPI Speed	CSI-2 TX MIPI speed in Mbps
No. data lane	Number of MIPI data lane

Minimum Horizontal Blanking Per Line Requirement

Video data is typically clocked at 1-pixel data per 1-pixel clock. The MIPI 2.5G CSI-2 TX Controller Core includes a highly compressed 64-bit pixel data bus that offers the flexibility to clock multiple pixel data per 1-pixel clock depending on the data format (See **Table 12: Pixel Encoding** on page 10). This compression introduces some latencies for the internal logic to decompress the pixel data, converting them into byte clock domain, and transmitting out as byte data into MIPI I/O. As a result, minimum horizontal blanking per line needs to be fulfilled to prevent any data corruption during pixel data transmission.

The minimum horizontal blanking per line (in pixel clock) is defined as:

HFP+HBP+HSA > `byte_data_transfer_period - pixel_data_valid_period + LP-HS_timing`

Where,

`byte_data_transfer_period` = (HACT * `bit_per_pixel`) / 16 / `Lane_NUM` * `byte_clk_period`

`pixel_data_valid_period` = HACT / `pixels_per_clk` * `pixel_clk_period`

`LP-HS_timing` = DPHY timing between the lower-power and high-speed mode transition. For more details, download the **Titanium MIPI Utility.xlsm** from the example design portal.

IP Manager

The Efinity® IP Manager is an interactive wizard that helps you customize and generate Efinix® IP cores. The IP Manager performs validation checks on the parameters you set to ensure that your selections are valid. When you generate the IP core, you can optionally generate an example design targeting an Efinix development board and/or a testbench. This wizard is helpful in situations in which you use several IP cores, multiple instances of an IP core with different parameters, or the same IP core for different projects.

Note: Not all Efinix IP cores include an example design or a testbench.

Generating the MIPI 2.5G CSI-2 TX Controller Core with the IP Manager

The following steps explain how to customize an IP core with the IP Configuration wizard.

1. Open the IP Catalog.
2. Choose **MIPI > MIPI 2.5G CSI-2 TX Controller** core and click **Next**. The **IP Configuration** wizard opens.
3. Enter the module name in the **Module Name** box.

   Note: You cannot generate the core without a module name.
4. Customize the IP core using the options shown in the wizard. For detailed information on the options, refer to the *Customizing the MIPI 2.5G CSI-2 TX Controller* section.
5. (Optional) In the **Deliverables** tab, specify whether to generate an IP core example design targeting an Efinix® development board and/or testbench. These options are turned on by default.
6. (Optional) In the **Summary** tab, review your selections.
7. Click **Generate** to generate the IP core and other selected deliverables.
8. In the **Review configuration generation** dialog box, click **Generate**. The Console in the **Summary** tab shows the generation status.

   Note: You can disable the **Review configuration generation** dialog box by turning off the **Show Confirmation Box** option in the wizard.
9. When generation finishes, the wizard displays the **Generation Success** dialog box. Click **OK** to close the wizard.

The wizard adds the IP to your project and displays it under **IP** in the Project pane.

Generated Files

The IP Manager generates these files and directories:

- **<module name>_define.vh**—Contains the customized parameters.
- **<module name>_tmpl.v**—Verilog HDL instantiation template.
- **<module name>_tmpl.vhd**—VHDL instantiation template.
- **<module name>.v**—IP source code.
- **settings.json**—Configuration file.
- **<kit name>_devkit**—Has generated RTL, example design, and Efinity® project targeting a specific development board.
- **Testbench**—Contains generated RTL and testbench files.

Customizing the MIPI 2.5G CSI-2 TX Controller

The core has parameters so you can customize its function. You set the parameters in the General tab of the core's IP Configuration window.

Table 33: MIPI 2.5G CSI-2 TX Controller Core Parameter

Name	Options	Description
Data Lanes	1, 2, 4	Number of data lanes. Default: 4
MIPI Parallel Clock Frequency (MHz)	5 - 156	MIPI parallel clock (clk_byte_HS) frequency in MHz to support data rate of 80 Mbps to 2500 Mbps. Default: 156
DPHY Clock Mode	Continuous, Discontinuous	Select HS clock mode. Default: Continuous
Pixel Data FIFO Depth Size	256 - 8192	FIFO depth size that stores the pixel packet data. Set to the power of 2 value that is bigger than the 2 * (max horizontal pixel / 8). For example, when maximum horizontal pixel is 1280, set this parameter to 512. Default: 1024
Image Frame Mode	GENERIC, ACCURATE	Selects image frame mode. Generic mode: Frame format without accurate synchronization timing via Line Start and Line End. Accurate mode: Frame format with accurate synchronization timing via Line Start and Line End. Default: Generic
Enable Extra Bit on Virtual Channel	Disable, Enable	Enables 16 virtual channel support. Default: Disable
tINIT_NS	Values according to MIPI D-PHY specifications.	PHY initialization period in ns. Value must be 100000 or more. Default: 100000
Initial tSKEWCAL (ns)	Values according to MIPI D-PHY specifications.	Initial skew calibration period in ns. Value must be 100000 or less. Default: 100000
Number of Asynchronous Register Stages	2 – 8	Cross clock domain control signal synchronization stage. Default: 2
Pack Type 40	Enable, Disable	Enables the controller to pack RAW10, RAW20 YUV_420_10, and YUV_422_10 data type.[5] Default: Enable
Pack Type 48	Enable, Disable	Enables the controller to pack RAW6, RAW12, RAW24, RGB888, and YUV_420_8_legacy data type.[5] Default: Enable

[5] Only enable the pack type that you are using to save logic resources.

Name	Options	Description
Pack Type 56	Enable, Disable	Enables the controller to pack RAW7, RAW14, and RAW28.(5) Default: Enable
Pack Type 64	Enable, Disable	Enables the controller to pack RAW8, RAW16, RGB444, RGB565, RGB555, YUV_422_8, YUV_420_8, generic long packet, user define 8-bit, and embedded 8-bit non image packet.(5) Default: Enable
Enable Skew Calibration	Enable, Disable	Enables automatic skew calibration. When enabled, there should not be any data transmission prior to the expiry of initial tSKEWCAL timing (after de-assertion of reset). Default: Enable
PPI Interface Data Width	16	HS mode data width. Default: 16

MIPI 2.5G CSI-2 TX Controller Example Design

You can choose to generate the example design when generating the core in the IP Manager Configuration window. Compile the example design project and download the **.hex** or **.bit** file to your board.

Important: Efinix tested the example design generated with the default parameter options only.

The example design targets the Titanium Ti180 M484 Development Board. The design instantiates both MIPI 2.5G CSI-2 TX and RX Controller cores. This design requires a QTE header-compatible cable.

The design generates an image and sends the image data to the camera image checker through the MIPI 2.5G CSI-2 TX Controller. The data is then sent through a hardware loopback on the board using a 4-lane MIPI interface to the MIPI 2.5G CSI-2 RX Controller. The camera image checker compares the data received with the one created by the image generator, and outputs the results using the board LEDs.

Figure 4: MIPI 2.5G CSI-2 TX Controller Core Example Design



After programming the bitstream file into the development board, press pushbutton SW3 to reset the design. Then press pushbutton SW4 to restart the pixel data generator. LED5 blinks continuously and LED4 turns on if the received image matches the generated image.

Note: You can use the **Titanium MIPI Utility-v<version>.xlsm** to check if your own design will work. Enter the related design information then verify whether your selections pass various tests. You can download the Titanium MIPI utility from the Design Support page in the Support Center.

Table 34: Example Design Implementation

FPGA	Logic and Adders	Flip-flops	Memory Blocks	DSP48 Blocks	f_{MAX} (MHz)[6]				Efinity® Version[7]
					clk1	clk2	clk3	clk4	
Ti180 M484 C4	4,175	2,626	161	0	500	220	300	160	2022.1

- clk1—mipi_clk
- clk2—mipi_dphy_rx_clk_CLKOUT
- clk3—clk_pixel
- clk4—mipi_dphy_tx_SLOWCLK

[6] Using default parameter settings.
[7] Using Verilog HDL.

Revision History

Table 35: Revision History

Date	Version	Description
March 2024	2.0	Updated content and topic title Minimum Horizontal Blanking Per Line to Minimum Horizontal Blanking Per Line Requirement.
October 2023	1.9	Updated MIPI video data format tables to include RGB information. (DOC-1474) Added more description for Enable Skew Calibration parameter. (DOC-1453)
September 2023	1.8	Updated Minimum Horizontal Blanking Per Line formula and example. Corrected supported HS data width. (DOC-1437)
August 2023	1.7	Updated Video Timing Waveform (Horizontal) figure and added Minimum Horizontal Blanking Per Line section. (DOC-1414)
July 2023	1.6	Added more description for Accurate and Generic image frame modes. (DOC-1343)
June 2023	1.5	Corrected hsync_vc*x* and vsync_vc*x* signal directions. (DOC-1341) Added Device Support and release notes sections. (DOC-1234) Updated supported data rate. (DOC-1217) Updated port descriptions. Added RAW16, RAW20, RAW24, and RAW28 format support. Updated IP Core Frequency, Pixel Data FIFO Depth Size, Pack Type40, Pack Type48, Pack Type56, Pack Type64 parameters. Improved Interrupt Enable Register Definition descriptions. Editorial changes.
February 2023	1.4	Added note about the resource and performance values in the resource and utilization table are for guidance only.
December 2022	1.3	Updated PHY-Protocol Interface descriptions by indicating the clock domains. (DOC-1022) Added New in Version section.
November 2022	1.2	Corrected pixel clock calculation formula. (DOC-975)
August 2022	1.1	Updated parameters for IP Manager support in Efinity software v2022.1.
August 2022	1.0	Initial release.