



# Quantum<sup>®</sup> Trion<sup>®</sup> Primitives User Guide

---

UG-EFN-PRIMITIVES-v4.6  
November 2023  
[www.efinixinc.com](http://www.efinixinc.com)



# Contents

<b>Introduction.....</b>	<b>3</b>
<b>Logic Cell.....</b>	<b>3</b>
<b>EFX_LUT4.....</b>	<b>4</b>
EFX_LUT4 Ports.....	4
EFX_LUT4 Parameters.....	4
EFX_LUT4 Function.....	4
<b>EFX_ADD.....</b>	<b>7</b>
EFX_ADD Ports.....	7
EFX_ADD Parameters.....	7
EFX_ADD Function.....	8
<b>EFX_FF.....</b>	<b>10</b>
EFX_FF Ports.....	10
EFX_FF Parameters.....	10
EFX_FF Function.....	11
<b>EFX_RAM_5K.....</b>	<b>12</b>
EFX_RAM_5K Ports.....	13
EFX_RAM_5K Parameters.....	14
EFX_RAM_5K Function.....	15
<b>EFX_DPRAM_5K.....</b>	<b>17</b>
EFX_DPRAM_5K Ports.....	18
EFX_DPRAM_5K Parameters.....	19
EFX_DPRAM_5K Function.....	19
<b>EFX_MULT.....</b>	<b>22</b>
EFX_MULT Ports.....	22
EFX_MULT Parameters.....	23
EFX_MULT Function.....	23
<b>EFX_GBUFCE.....</b>	<b>25</b>
EFX_GBUFCE Ports.....	25
EFX_GBUFCE Parameters.....	25
EFX_GBUFCE Function.....	26
<b>Revision History.....</b>	<b>27</b>


# Introduction

This document defines the Efinity<sup>®</sup> software technology-mapped logic primitives, which are the basic building blocks of the user netlist that is passed to the place-and-route tool.

## Logic Cell

The logic cell consists of combinational logic, which can be a 4-input LUT or a full adder and a register. The register may be bypassed.

*Figure 1: Logic Cell (Logical View)*



Logic cell primitives:

- **EFX\_LUT4** on page 4
- **EFX\_ADD** on page 7
- **EFX\_FF** on page 10

# EFX\_LUT4

## Simple 4-Input LUT ROM

The EFX\_LUT4 primitive is a simple 4-input LUT ROM. Leave unused LUT inputs unconnected and set the LUTMASK value so that it does not depend on them. The software generates an error if the LUTMASK depends on an unconnected input.

## EFX\_LUT4 Ports

Figure 2: EFX\_LUT4 Symbol




Table 1: EFX\_LUT4 Ports

Port	Direction	Description
I0	Input	Data in 0.
I1	Input	Data in 1.
I2	Input	Data in 2.
I3	Input	Data in 3.
O	Output	Data out.

## EFX\_LUT4 Parameters

Table 2: EFX\_LUT4 Parameters

Parameter	Allowed Values	Description
LUTMASK	Any 16 bit hexadecimal number	Content of LUT ROM.

## EFX\_LUT4 Function

Table 3: EFX\_LUT4 Function

Inputs				Output
I3	I2	I1	I0	O
0	0	0	0	LUTMASK[0]
0	0	0	1	LUTMASK[1]
0	0	1	0	LUTMASK[2]

Inputs				Output
I3	I2	I1	I0	O
0	0	1	1	LUTMASK[3]
0	1	0	0	LUTMASK[4]
0	1	0	1	LUTMASK[5]
0	1	1	0	LUTMASK[6]
0	1	1	1	LUTMASK[7]
1	0	0	0	LUTMASK[8]
1	0	0	1	LUTMASK[9]
1	0	1	0	LUTMASK[10]
1	0	1	1	LUTMASK[11]
1	1	0	0	LUTMASK[12]
1	1	0	1	LUTMASK[13]
1	1	1	0	LUTMASK[14]
1	1	1	1	LUTMASK[15]

**Figure 3: EFX\_LUT4 Verilog HDL Instantiation**

```

EFX_LUT4 # (
  .LUTMASK(16'hFFFE) // LUT contents (4 input 'OR')
) EFX_LUT4_inst (
  .O(O),           // LUT output
  .I0(I0),         // LUT input 0
  .I1(I1),         // LUT input 1
  .I2(I2),         // LUT input 2
  .I3(I3)          // LUT input 3
);

```

**Figure 4: EFX\_LUT4 VHDL Instantiation**

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library efxphysicallib;
use efxphysicallib.efxcomponents.all;

entity LUT4_VHDL is
  port
  (
    din : in std_logic_vector(3 downto 0);
    dout : out std_logic
  );
end entity LUT4_VHDL;

architecture Behavioral of LUT4_VHDL is
begin

  EFX_LUT4_inst : EFX_LUT4
    generic map (
      LUTMASK => x"8888"
    )
    port map (
      I0 => din(0),
      I1 => din(1),
      I2 => din(2),
      I3 => din(3),
      O => dout
    );

end architecture Behavioral;

```

# EFX\_ADD

## Simple Full Adder

The EFX\_ADD primitive is a simple full adder. The carry-in (CI) and carry-out (CO) connections are dedicated routing between logic cells. Therefore, the first CI in an adder chain must be tied to ground. To access the CO signal through general logic, insert one adder cell to the end of the adder chain to propagate the CO to the sum.

If unused, connect the adder inputs (I1 and IO) to ground.

## EFX\_ADD Ports

Figure 5: EFX\_ADD Symbol




Table 4: EFX\_ADD Ports

Port	Direction	Description
IO	Input	Data in 0.
I1	Input	Data in 1.
CI	Input	Carry in.
O	Output	Sum out.
CO	Output	Carry out.

## EFX\_ADD Parameters

Table 5: EFX\_ADD Parameters

Parameter	Allowed Values	Description
IO_POLARITY	0, 1	0: Inverting, 1: Non-inverting (default).
I1_POLARITY	0, 1	0: Inverting, 1: Non-inverting (default).

## EFX\_ADD Function

Table 6: EFX\_ADD Function

Inputs			Outputs	
CI	I1	I0	CO	O
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Figure 6: EFX\_ADD Verilog HDL Instantiation

```

EFX_ADD # (
  .IO_POLARITY(1'b1),    // 0 inverting, 1 non-inverting
  .I1_POLARITY(1'b0)    // 0 inverting, 1 non-inverting
) EFX_ADD_inst (
  .O(O),                // Sum output
  .CO(CO),              // Carry output
  .I0(I0),              // Adder input 0
  .I1(I1),              // Adder input 1
  .CI(CI)               // Carry input
);

```



**Figure 7: EFX\_ADD VHDL Instantiation**

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library efxphysicallib;
use efxphysicallib.efxcomponents.all;

entity ADDER_VHDL is
    port
    (
        din_a  : in std_logic_vector(2 downto 0);
        din_b  : in std_logic_vector(2 downto 0);
        sum    : out std_logic_vector(2 downto 0)
    );
end entity ADDER_VHDL;

architecture Behavioral of ADDER_VHDL is
    signal carry_out : std_logic_vector(1 downto 0);
begin

    EFX_ADD inst_1 : EFX_ADD
        generic map (
            I0_POLARITY => 1,
            I1_POLARITY => 1
        )
        port map (
            I0 => din_a(0),
            I1 => din_b(0),
            CI => '0',
            O  => sum(0),
            CO => carry_out(0)
        );

    EFX_ADD inst_2 : EFX_ADD
        generic map (
            I0_POLARITY => 1,
            I1_POLARITY => 1
        )
        port map (
            I0 => din_a(1),
            I1 => din_b(1),
            CI => carry_out(0),
            O  => sum(1),
            CO => carry_out(1)
        );

    EFX_ADD inst_3 : EFX_ADD
        generic map (
            I0_POLARITY => 1,
            I1_POLARITY => 1
        )
        port map (
            I0 => din_a(2),
            I1 => din_b(2),
            CI => carry_out(1),
            O  => sum(2)
        );

end architecture Behavioral;

```

# EFX\_FF

## D Flip-flop with Clock Enable and Set/Reset Pin

The basic EFX\_FF primitive is a D flip-flop with a clock enable and a set/reset pin that can be either asynchronous or synchronously asserted. You can positively or negatively trigger the clock, clock-enable and set/reset pins.

All input ports must be connected. If you do not use a flip-flop control port, connect it to ground or  $V_{CC}$ , depending on the polarity. The software issues a warning if a clock port is set to  $V_{CC}$  or ground.

## EFX\_FF Ports

Figure 8: EFX\_FF Symbol




Table 7: EFX\_FF Ports

Port	Direction	Description
D	Input	Input data.
CE	Input	Clock Enable.
CLK	Input	Clock.
SR	Input	Asynchronous/synchronous set/reset.
Q	Output	Output data.

## EFX\_FF Parameters

Table 8: EFX\_FF Parameters

Parameter	Allowed Values	Description
CLK_POLARITY	0, 1	0 falling edge, 1 rising edge (default).
CE_POLARITY	0, 1	0 active low, 1 active high (default).
SR_POLARITY	0, 1	0 active low, 1 active high (default).
D_POLARITY	0, 1	0 inverting, 1 non-inverting (default).
SR_SYNC	0, 1	0 asynchronous (default), 1 synchronous.
SR_VALUE	0, 1	0 reset (default), 1 set.
SR_SYNC_PRIORITY	1	Reserved

## EFX\_FF Function

When the `SR_SYNC` parameter is asynchronous, the SR port overrides all other ports. When the `SR_SYNC` parameter is synchronous, the SR port is synchronous with the clock and higher priority than the CE port (the SR port takes effect even if CE is disabled).

**Figure 9: EFX\_FF Verilog HDL Instantiation**

```
EFX_FF # (
    .CLK_POLARITY(1'b1),    // 0 falling edge, 1 rising edge
    .CE_POLARITY(1'b1),    // 0 active low, 1 active high
    .SR_POLARITY(1'b0),    // 0 active low, 1 active high
    .D_POLARITY(1'b1),    // 0 inverting, 1 non-inverting
    .SR_SYNC(1'b0),        // 0 asynchronous, 1 synchronous
    .SR_VALUE(1'b0)        // 0 reset, 1 set
) EFX_FF_inst (
    .Q(Q),                // FF output
    .D(D),                // D input
    .CE(CE),              // Clock-enable input
    .CLK(CLK),            // Clock input
    .SR(SR) // Set/reset input
);
```

**Figure 10: EFX\_FF VHDL Instantiation**

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library efxphysicallib;
use efxphysicallib.efxcomponents.all;

entity D_FF_VHDL is
    port
    (
        clk : in std_logic;
        rst : in std_logic;
        ce  : in std_logic;
        d   : in std_logic;
        q   : out std_logic
    );
end entity D_FF_VHDL;

architecture Behavioral of D_FF_VHDL is
begin

    EFX_FF_inst : EFX_FF
        generic map (
            CLK_POLARITY => 1,
            CE_POLARITY  => 1,
            SR_POLARITY  => 1,
            D_POLARITY   => 1,
            SR_SYNC      => 1,
            SR_VALUE     => 0,
            SR_SYNC_PRIORITY => 1
        )
        port map (
            D => d,
            CE => ce,
            CLK => clk,
            SR => rst,
            Q => q
        );

end architecture Behavioral;
```

# EFX\_RAM\_5K

## 5 Kbit RAM Block

The EFX\_RAM\_5K primitive represents a configurable 5K bit RAM block that supports a variety of widths and depths. All inputs have programmable inversion, allowing positively or negatively triggered control signals.

The memory read and write ports have 8 modes (256 x 16, 512 x 8, 1024 x 4, 2048 x 2, 4096 x 1, 256 x 20, 512 x 10, 1024 x 5) for addressing the memory. The read and write ports support independently configured data widths.

**Table 9: EFX\_RAM\_5K Allowed Read and Write Mode Combinations**

		Write Mode							
		256 x 16	512 x 8	1024 x 4	2048 x 2	4096 x 1	256 x 20	512 x 10	1024 x 5
Read Mode	256 x 16	✓	✓	✓	✓	✓			
	512 x 8	✓	✓	✓	✓	✓			
	1024 x 4	✓	✓	✓	✓	✓			
	2048 x 2	✓	✓	✓	✓	✓			
	4096 x 1	✓	✓	✓	✓	✓			
	256 x 20						✓	✓	✓
	512 x 10						✓	✓	✓
	1024 x 5						✓	✓	✓

The following formula shows how the memory content is addressed for the different data widths:

$$[((ADDR + 1) * WIDTH) - 1 : (ADDR * WIDTH)]$$

You define the initial RAM content using INIT\_N parameters. There are 20 INIT\_N parameters and each parameter represents 256 bits of memory. The memory space covered by each INIT\_N parameter uses the formula:

$$[(N+1) * 256 - 1 : (N * 256)]$$

When implementing an EFX\_RAM\_5K block:

- You must connect the RAM control ports (WCLK, WE, WCLKE, RCLK, and RE). If your design does not use these ports, connect them to ground or V<sub>CC</sub> depending on their polarity. The software issues a warning if the read or write clock is connected to ground or V<sub>CC</sub> (except when implementing a ROM). The RAM contains an optional output register that improves t<sub>CO</sub> at a cost of one latency stage. It uses the same clock signals as the read port, and is always enabled<sup>(1)</sup>.
- You can only use the address lines that are valid in the particular mode, and you should connect all of them. Leave all other address lines unconnected. Connect required unused address lines to ground.

<sup>(1)</sup> Always enabled means the read data is always output one cycle after the address read, including the cycle after read-enable is disabled.

- Leave unused data lines unconnected.
- When implementing a ROM connect the WE, WCLK, and WCLKE to ground. Leave WDATA unconnected. Connect WADDR to ground or leave it unconnected based on the write mode you select. The write mode must be compatible with the read mode even though the write ports of the ROM are unused.

When you connect the same clock signal to the read and write clock ports, use the WRITE\_MODE parameter to control the read port behavior when writing.



**Note:** If you use different clocks for the read and write clock ports, you must use READ\_UNKNOWN.

## EFX\_RAM\_5K Ports

Figure 11: EFX\_RAM\_5K Symbol




Table 10: EFX\_RAM\_5K Ports

Port Name	Direction	Description
WDATA[19:0]	Input	Write data
WADDR[11:0]	Input	Write address
WE	Input	Write enable
WCLK	Input	Write clock
WCLKE	Input	Write clock enable
RDATA[19:0]	Output	Read data
RADDR[11:0]	Input	Read address
RE	Input	Read enable
RCLK	Input	Read clock

## EFX\_RAM\_5K Parameters

**Table 11: EFX\_RAM\_5K Parameters**

Every input port has programmable inversion support defined by `<port name>_POLARITY`.

Parameter Name	Allowed Values	Description
INIT_<n>	256 bit hexadecimal number	Initial RAM content (default = 0)
READ_WIDTH WRITE_WIDTH	16	256 x 16 (default)
	8	512 x 8
	4	1024 x 4
	2	2048 x 2
	1	4096 x 1
	20	256 x 20
	10	512 x 10
	5	1024 x 5
OUTPUT_REG	0, 1	0: disable output register (default) 1: enable output register
<port name>_POLARITY	0, 1	0: active low 1: active high (default)
WRITE_MODE	READ_FIRST, WRITE_FIRST, READ_UNKNOWN	When using the same clock for RCLK and WCLK, this parameter controls whether the read data is old or new. READ_FIRST—Old memory content is read. (default) WRITE_FIRST—Write data is passed to the read port. READ_UNKNOWN—Read and writes are unsynchronized, therefore, the results of the address can conflict.

## EFX RAM 5K Function

The EFXBRAM is physically implemented as a 256 x 20 memory array with decoder logic that maps to the read and write modes. The read and write ports are independent:

- Writes are guaranteed
- Read behavior depends on the WRITE\_MODE value

The address at the physical memory array must not conflict.

Figure 12: EFX RAM 5K Verilog HDL Instantiation

[illegible]

Figure 13: EFX RAM 5K VHDL Instantiation

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library efxfphysicallib;
use efxfphysicallib.efxcomponents.all;

entity rominitli_5k is
    generic (
        ADD_SIZE : integer := 11;
        ADD_DEPTH : integer := 2**ADD_SIZE;
        DATA_DEPTH : integer := 2
    );
    port (
        RCLK : in std_logic;
        RADD : in std_logic_vector(ADD_SIZE-1 downto 0);
        RDATA : out std_logic_vector(DATA_DEPTH-1 downto 0)
    );
end entity rominitli_5k;

architecture Behavioral of rominitli_5k is
    signal data_zeros : std_logic_vector(DATA_DEPTH-1 downto 0);

```

[illegible]



# EFX\_DPRAM\_5K

## 5 Kbit True-Dual-Port RAM Block

The EFX\_DPRAM\_5K primitive represents a 5 Kbit true-dual-port RAM block that can be configured to support a variety of widths and depths. All inputs have programmable inversion capabilities, which allows you to trigger the control signals positively or negatively. To address the memory contents, you configure the memory A and B ports as 512 x 8, 1024 x 4, 2048 x 2, 4096 x 1, 512 x 10, or 1024 x 5. The read and write ports support independently configured data widths.

The true-dual-port RAM uses the same address bus for reading and writing on a port. Therefore, when a port has mixed widths, the software uses the widest address bus size to determine the address bus width. The direction (read or write) operating in the shallower address size ignores the address bus's LSB because they describe addresses that are outside the legal range for that mode. For example, for a 512 x 8 read and a 1024 x 4 write, the address is 10 bits wide to address all 1024 words being written. The write data is 4 bits wide and the read data is 8 bits wide. The true-dual-port RAM only uses the upper 9 bits of the address port during reading because it can only read 512 words from the memory.

**Table 12: EFX\_DPRAM\_5K Allowed Read and Write Mode Combinations**

	Memory Depth x Data Width	Write Mode					
		512 x 8	1024 x 4	2048 x 2	4096 x 1	512 x 10 <sup>(2)</sup>	1024 x 5 <sup>(2)</sup>
Read Mode	512 x 8	✓	✓	✓	✓		
	1024 x 4	✓	✓	✓	✓		
	2048 x 2	✓	✓	✓	✓		
	4096 x 1	✓	✓	✓	✓		
	512 x 10					✓	✓
	1024 x 5					✓	✓

The following formula shows how the memory content is addressed for the different data widths:

$$[(\text{ADDR} + 1) * \text{WIDTH}] - 1 : (\text{ADDR} * \text{WIDTH})$$

You define the initial RAM content through INIT\_N parameters. Each INIT\_N parameter represents 256 bits of memory; 20 parameters cover the 5K memory contents. The memory space covered by each INIT\_N parameter uses this formula:

$$[(\text{N} + 1) * 256] - 1 : (\text{N} * 256)$$

When connecting the ports, use the following guidelines:

- You must connect the BRAM control ports (CLKA, WEA, CLKEA, CLKB, WEB, and CLKEB). Connect unused ports to GND or VCC depending on their polarity.
- If you want to disable a RAM port (A or B), disable the clock, write enable, clock enable, and address ports.
- WDATA can be disabled or disconnected.

<sup>(2)</sup> 5 Kbits only available in 512 x 10 and 1024 x 5 modes.

- RDATA should be disconnected.



**Note:** Each BRAM output port contains an optional output register to improve  $t_{CO}$  at a cost of one stage of latency. It uses the same clock signals as the read port, and is always enabled<sup>(3)</sup>.

When writing to a memory port, the WRITE\_MODE\_A/B parameters control the read port behavior:

You can only use the address lines that are valid for the mode you are using. For example, use only address bits ADDRA[8:0] if port A is in 512 x 8 mode.

All of the address lines for a mode should be connected. Connect unused, required address lines to GND. Leave all other address lines unconnected. For example, if the RAM port B is in 512 x 8 mode but is only implementing a 64 x 2 memory:

- ADDR<sub>B</sub>[11:9] are unconnected
- ADDR<sub>B</sub>[8:6] are connected to GND
- ADDR<sub>B</sub>[5:0] are used

Leave unused data lines unconnected. For example, if the RAM port A is in 512 x 8 mode, but is only implementing a 64 x 2 memory:

- WDATA<sub>A</sub>[19:2] and RDATA<sub>A</sub>[19:2] are unused and unconnected
- WDATA<sub>A</sub>[1:0] and RDATA<sub>A</sub>[1:0] are used and connected

When implementing a ROM:

- Connect WEA and WEB to GND
- Leave WDATA<sub>A</sub> and WDATA<sub>B</sub> unconnected or disabled

## EFX\_DPRAM\_5K Ports

Figure 14: EFX\_DPRAM\_5K Symbol




Table 13: EFX\_DPRAM\_5K Ports

Port Name	Direction	Description
WDATA <sub>A</sub> [9:0] WDATA <sub>B</sub> [9:0]	Input	Write data port A/B
ADDRA[11:0] ADDR <sub>B</sub> [11:0]	Input	Address port A/B
WEA WEB	Input	Write enable port A/B
CLKA CLK <sub>B</sub>	Input	Clock port A/B

<sup>(3)</sup> Always enabled means the read data is always output one cycle after the address read, including the cycle after read-enable is disabled.

Port Name	Direction	Description
CLKEA CLKEB	Input	Clock enable port A/B
RDATA[9:0] RDATB[9:0]	Output	Read data port A/B

## EFX\_DPRAM\_5K Parameters

**Table 14: EFX\_DPRAM\_5K Parameters**

Every input port has programmable inversion support defined by `<port name>_POLARITY`.

Parameter Name	Allowed Values	Description
INIT_<n>	256 bit hexadecimal number	Initial RAM content (default = 0)
READ_WIDTH_A	8	512 x 8 (default)
READ_WIDTH_B	4	1024 x 4
WRITE_WIDTH_A	2	2048 x 2
WRITE_WIDTH_B	1	4096 x 1
	10	512 x 10
	5	1024 x 5
WRITE_MODE_A WRITE_MODE_B	READ_FIRST, WRITE_FIRST, NO_CHANGE	Controls the read port behavior READ_FIRST—Old memory content is read. (default) WRITE_FIRST—Write data is passed to the read port. NO_CHANGE—Previously read data is held.
OUTPUT_REG_A OUTPUT_REG_B	0, 1	0: disable output register (default) 1: enable output register
<port name>_POLARITY	0, 1	0: active low 1: active high (default)

## EFX\_DPRAM\_5K Function

The BRAM is physically implemented as a 256 x 20 memory array with decoder logic to map to the read and write modes. The A and B ports are independent and the behavior is undefined when addresses conflict. The address at the physical memory array must not conflict.

**Figure 15: EFX\_DPRAM\_5K Verilog HDL Instantiation**

```

EFX_DPRAM_5K # (
    .READ_WIDTH_A(8),           // 8 512x8
    .WRITE_WIDTH_A(8),          // 8 512x8
    .OUTPUT_REG_A(1'b0),        // 1 add pipe-line read register
    .CLKA_POLARITY(1'b1),       // 0 falling edge, 1 rising edge
    .WEA_POLARITY(1'b1),        // 0 active low, 1 active high
    .CLKEA_POLARITY(1'b1),      // 0 falling edge, 1 rising edge
    .WRITE_MODE_A("READ_FIRST"), // Output "old" data
    .READ_WIDTH_B(8),           // 8 512x8
    .WRITE_WIDTH_B(8),          // 8 512x8
    .OUTPUT_REG_B(1'b0),        // 1 add pipe-line read register
    .CLKB_POLARITY(1'b1),       // 0 falling edge, 1 rising edge
    .WEB_POLARITY(1'b1),        // 0 active low, 1 active high

```

[illegible]

```

    constant INIT_B : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_C : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_D : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_E : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_F : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_10 : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_11 : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_12 : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
    constant INIT_13 : unsigned(255 downto 0) :=
x"0000000000000000000000000000000000000000000000000000000000000000";
begin

    ram : EFX_DPRAM_5K
    generic map (
        READ_WIDTH_A => DWIDTH,
        WRITE_WIDTH_A => DWIDTH,
        READ_WIDTH_B => DWIDTH,
        WRITE_WIDTH_B => DWIDTH,
        WRITE_MODE_A => "READ_FIRST",
        WRITE_MODE_B => "READ_FIRST",
        INIT_0 => INIT_0,
        INIT_1 => INIT_1,
        INIT_2 => INIT_2,
        INIT_3 => INIT_3,
        INIT_4 => INIT_4,
        INIT_5 => INIT_5,
        INIT_6 => INIT_6,
        INIT_7 => INIT_7,
        INIT_8 => INIT_8,
        INIT_9 => INIT_9,
        INIT_A => INIT_A,
        INIT_B => INIT_B,
        INIT_C => INIT_C,
        INIT_D => INIT_D,
        INIT_E => INIT_E,
        INIT_F => INIT_F,
        INIT_10 => INIT_10,
        INIT_11 => INIT_11,
        INIT_12 => INIT_12,
        INIT_13 => INIT_13
    )
    port map (
        WDATAA => wdataA,
        ADDR_A => addrA,
        CLKA => clkA,
        CLKEA => '1',
        WEA => weA,
        RDATAA => rdataA,
        WDATAB => wdataB,
        ADDR_B => addrB,
        CLKB => clkB,
        CLKEB => '1',
        WEB => weB,
        RDATAB => rdataB
    );
end architecture Behavioral;

```

# EFX\_MULT

## 18 x 18 Multiplier

The EFX\_MULT logical block represents a signed integer multiplier with optional input and output registers. The Quantum<sup>®</sup> fabric supports an 18 x 18 multiplier. All inputs have programmable inversion allowing positively or negatively triggered control signals.

When implementing an EFX\_MULT block:

- If emulating an unsigned multiplier, set the MSB bit to ground.
- You must connect the multiplier control ports (CLK, CEA, RSTA, CEB, RSTB, CEO, and RSTO). Connect unused ports to V<sub>CC</sub> or ground depending on their polarity. The software issues a warning if the clock is connected to V<sub>CC</sub> or ground and the design does not bypass the registers.
- You must connect all data lines. Connect unused, required data lines to a sign bit. For example, when implementing a signed 8 x 8 multiplier, the software uses bits A[7:0]. Connect data bits A[17:8] to the signal driving A[7].

The command-line option `--max_mult` controls the maximum number of multiplier blocks that the software can infer.

- -1 is auto and the tool infers as many blocks as appropriate
- 0 infers none
- *n* infers no more than *n* blocks

## EFX\_MULT Ports

Figure 17: EFX\_MULT Symbol




Table 15: EFX\_MULT Ports

Port Name	Direction	Description
A[17:0]	Input	Operand A
B[17:0]	Input	Operand B
CLK	Input	Clock
CEA	Input	Clock enable A
RSTA	Input	Set/reset A
CEB	Input	Clock enable B
RSTB	Input	Set/reset B
O[35:0]	Output	Multiplier output

Port Name	Direction	Description
CEO	Input	Clock enable O
RSTO	Input	Set/reset O

## EFX\_MULT Parameters

**Table 16: EFX\_MULT Parameters**

Every input port has programmable inversion support defined by `<port name>_POLARITY`.

Parameter Name	Allowed Values	Description
WIDTH	18	18 x 18 multiplier
A_REG	0, 1	0: Disable A registers (default) 1: Enable A registers
B_REG	0, 1	0: Disable B registers (default) 1: Enable B registers
O_REG	0, 1	0: Disable output registers (default) 1: Enable output registers
RSTA_SYNC	0, 1	0: Asynchronous (default) 1: Synchronous on A registers
RSTA_VALUE	0, 1	0: Reset (default) 1: Set on A register
RSTB_SYNC	0, 1	0: Asynchronous (default) 1: Synchronous on B registers
RSTB_VALUE	0, 1	0: Reset (default) 1: Set on B register
RSTO_SYNC	0, 1	0: Asynchronous (default) 1: Synchronous on output registers
RSTO_VALUE	0, 1	0: Reset (default) 1: Set on output register
<port name>_POLARITY	0, 1	0: Active low 1: Active high (default)
SR_SYNC_PRIORITY	0	Reserved

## EFX\_MULT Function

The EFX\_MULT is a signed integer multiplier.

**Figure 18: EFX\_MULT Verilog HDL Instantiation**

```

EFX_MULT # (
    .WIDTH(18),
    .A_REG(1),
    .B_REG(1),
    .O_REG(1),
    .CLK_POLARITY(1'b1), // 0 falling edge, 1 rising edge
    .CEA_POLARITY(1'b1), // 0 falling edge, 1 rising edge
    .RSTA_POLARITY(1'b0), // 0 falling edge, 1 rising edge
    .RSTA_SYNC(1'b0),    // 0 asynchronous, 1 synchronous
    .RSTA_VALUE(1'b0),   // 0 reset, 1 set
    .CEB_POLARITY(1'b1), // 0 falling edge, 1 rising edge
    .RSTB_POLARITY(1'b0), // 0 falling edge, 1 rising edge

```

```

.RSTB_SYNC(1'b0),      // 0 asynchronous, 1 synchronous
.RSTB_VALUE(1'b0),     // 0 reset, 1 set
.CEO_POLARITY(1'b1),   // 0 falling edge, 1 rising edge
.RSTO_POLARITY(1'b0),  // 0 falling edge, 1 rising edge
.RSTO_SYNC(1'b0),      // 0 asynchronous, 1 synchronous
.RSTO_VALUE(1'b0)      // 0 reset, 1 set
) mult (
    .CLK(CLK),
    .CEA(CEA),
    .RSTA(SRA),
    .CEB(CEB),
    .RSTB(SRB),
    .CEO(CEO),
    .RSTO(SRO),
    .A(A),
    .B(B),
    .O(O)
);

```

**Figure 19: EFX\_MULT VHDL Instantiation**

```

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library efxphysicallib;
use efxphysicallib.efxcomponents.all;

entity mult_s18xs18_ffesr2i_VHDL is
    port
    (
        clk : in std_logic;
        cea, clra : in std_logic;
        ceb, clrb : in std_logic;
        cex, clrx : in std_logic;
        a,b : in std_logic_vector(17 downto 0);
        x : out std_logic_vector(35 downto 0)
    );
end entity mult_s18xs18_ffesr2i_VHDL;

architecture Behavioral of mult_s18xs18_ffesr2i_VHDL is
begin

    EFX_MULT inst : EFX_MULT
        generic map (
            WIDTH => 18,
            A_REG => 1,
            B_REG => 1,
            O_REG => 1,
            RSTA_SYNC => 1,
            RSTB_SYNC => 1,
            RSTO_SYNC => 1,
            SR_SYNC_PRIORITY => 0
        )
        port map (
            CLK => clk,
            CEA => cea,
            RSTA => clra,
            CEB => ceb,
            RSTB => clrb,
            CEO => cex,
            RSTO => clrx,
            A => a,
            B => b,
            O => x
        );
end architecture Behavioral;

```



# EFX\_GBUEFCE

## Global Clock Buffer

The EFX\_GBUEFCE logic block represents the global clock buffer driving the global clock network. The CE port gates the clock and is active high.

You must connect all EFX\_GBUEFCE input ports. If you do not use a port, connect it to ground or  $V_{CC}$  depending on its polarity. The software issues an error if the clock input I is set to  $V_{CC}$  or ground.

Synthesis creates EFX\_GBUEFCE logical blocks for every clock source in the user netlist. This implementation allows the place-and-route tools to identify the clock sources that should be placed on pins capable of being clocks or to route core-generated clocks.

## EFX\_GBUEFCE Ports

Figure 20: EFX\_GBUEFCE Symbol




Table 17: EFX\_GBUEFCE Ports

Port Name	Direction	Description
I	Input	Input data
CE	Input	Clock enable
O	Output	Output data

## EFX\_GBUEFCE Parameters

Table 18: EFX\_GBUEFCE Parameters

Parameter Name	Allowed Values	Description
CE_POLARITY	0, 1	0 active low, 1 active high (default)

## EFX\_GBUFCE Function

The function table assumes all inputs are active-high polarity.

*Table 19: EFX\_GBUFCE Function*

Inputs		Output
CE	I	O
0	X	0
1	0	0
1	1	1

*Figure 21: EFX\_GBUFCE Verilog HDL Instantiation*

```
EFX_GBUFCE # (
  _CE_POLARITY(1'b1)    // 0 active low, 1 active high
) EFX_GBUFCE_inst (
  .O(O),                // Clock output to global clock network
  .I(I),                // Clock input
  .CE(CE)               // Clock gate
);
```

*Figure 22: EFX\_GBUFCE VHDL Instantiation*

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library efxfphysicallib;
use efxfphysicallib.efxcomponents.all;

entity gbufce_i_VHDL is
  port
  (
    clk, d, ce : in std_logic;
    q : out std_logic
  );
end gbufce_i_VHDL;

architecture behavioral of gbufce_i_VHDL is
  signal clknet : std_logic;
begin

  dut : EFX_GBUFCE
  port map (
    CE => ce,
    I => clk,
    O => clknet
  );

  ffx : EFX_FF
  port map (
    Q => q,
    D => d,
    CLK => clknet,
    CE => '1',
    SR => '0'
  );

end behavioral;
```

# Revision History

*Table 20: Revision History*

Date	Version	Description
November 2023	4.6	Improved Allowed Read and Write Mode Combinations tables for EFX_RAM_5K and EFX_DRRAM_5K. (DOC-1566)
June 2023	4.5	Updated table EFX_FF Parameters and EFX_MULT Parameters. (DOC-1237)
March 2022	4.4	Updated description for the optional output register in EFX_RAM_5K and EFX_DPRAM_5K.
June 2021	4.3	Renamed as Quantum Trion Primitives User Guide.
June 2020	4.2	Added primitive instantiation examples in VHDL. Removed EFX_RAM_10K block description. Updated document formatting.
October 2018	4.1	Added the EFX_RAM_10K primitive. Removed the EFX_LATCH primitive.
April 2018	4.0	EFX_RAM_5K–Added description of the READ_UNKNOWN option for the WRITE_MODE parameter. EFX_MULT–Changed the following signals: <ul style="list-style-type: none"> <li>• SRA to RSTA</li> <li>• SRB to RSTB</li> <li>• SBO to RSTO</li> </ul>
November 2017	3.1	Added EFX_DPRAM_5K primitive. Updated EFX_RAM_5K description. Removed EFX_GBUF description.
May 2017	3.0	Removed OPM family information. Changed OPH family name to Quantum. Added GBUF primitive.
May 2016	2.0	Added EFX_RAM_5K and EFX_MULT primitive descriptions.
April 2015	1.0	Initial release.