Functional Description
The direct memory access memory controller has a configurable central buffer banks that stores incoming data and outgoing data from each channel. The controller’s memory interface width can be down-sized internally to improve fMAX and reduce required area. The priority scheduling scheme in the DMA Controller core manages the AXI4-stream interface. It determines which interface receives higher priority to serve and allows the stream's data to go to memory interface.
