Ports

Table 1. Clock and Reset InterfaceAll signals are clocked by clk_gen

Port	Direction	Description
i_pll_rstn	Input	Active-low core reset signal.
i_pll_locked	Input	Lock signal from PLLs.
o_pll_rstn	Output	PLLs reset signal to PLLs.
ro_clk	Output	For debug purpose only.