Power Design

• Route GND and VCC as planes.
• Place ground return vias within ±250 mils of transition vias.
• Keep reference plane continuous between FPGA and DRAM.
• Maintain isolation >-45 dB by keeping unrelated signals, power, and ground shapes away from DDR signal.