Features Resets the DDR controller and PHY and external memory Re-initializes the external memory Verilog RTL and simulation testbench