Features

• Supports AXI3, AXI4, and AXI4-lite interfaces
• Supports N-to-1, 1-to-N, N-to-M (shared access mode) interconnect
• Supports 3 arbitration modes
  • Fixed priority
  • Round robin 1
  • Round robin 2
• Verilog HDL RTL and simulation testbench