Features

• Supports AXI3 and AXI4 protocols
• Individually configurable Read and Write datapaths
• 32 and 512 deep FIFO for each channel (excluding write response channel)
• Optional packet FIFO operation to avoid full/empty stalls in the middle of burst
• Verilog HDL RTL and simulation testbench