RV32 SoC DS UG
High-Perf RV32 SoC DS UG
RV64 SoC DS UG API and Examples
Embedded IDE UG
Loading...
Searching...
No Matches
l2ctrl.h
Go to the documentation of this file.
1
2// Copyright (C) 2013-2026 Efinix Inc. All rights reserved.
3// Full license header bsp/efinix/EfxSapphireSocRV64/include/LICENSE.MD
5
6#ifndef L2CTRL_H
7#define L2CTRL_H
8
9
20
21#include "type.h"
22#include "soc.h"
23
24#ifdef __cplusplus
25extern "C" {
26#endif
27
125
126/* ========================================================================== */
127/* SUB-GROUP : DATA STRUCTS */
128/* ========================================================================== */
138
152 // End of L2_Types group
154
155/* ========================================================================== */
156/* SUB-GROUP: FUNCTIONS */
157/* ========================================================================== */
158
165
169 void l2cache_waitFlush();
170
178
179 void l2cache_flush(void* address, u64 size);
180
188 void l2cache_flushBlocking(void* address, u64 size);
189
196 // End of L2CTRL_Funcs group
198
199#ifdef __cplusplus
200}
201#endif
202 // End of MAIN L2CTRL Group
204
205#endif // L2CTRL_H
void l2cache_flush(void *address, u64 size)
Use the L2 cache registers to flush a range of memory, using physical address.
Definition l2ctrl.c:14
void l2cache_flushBlocking(void *address, u64 size)
Use the L2 cache registers to flush a range of memory, using physical address and wait until the flus...
Definition l2ctrl.c:22
void l2cache_setFlushInterrupt(u64 mask)
Set L2 Cache Flush Interrupt.
Definition l2ctrl.c:27
void l2cache_waitFlush()
Wait until Flush is completed.
Definition l2ctrl.c:9
L2CTRL hardware register map.
Definition l2ctrl.h:143
u64 INTERRUPTS
Offset: 0xBFF8, MTIME Low.
Definition l2ctrl.h:149
u64 ADDRESS_TO
Offset: 0x0018, end address.
Definition l2ctrl.h:147
u64 ADDRESS_FROM
Offset: 0x0010, starting address.
Definition l2ctrl.h:146
u64 START
Offset; 0x0008, start and busy status.
Definition l2ctrl.h:145
u64 COMPLETION
Offset: 0x0000, flush completion status.
Definition l2ctrl.h:144
u64 reserved0[(0x38-0x20)/8U]
Reserved Space (0x20 to 0x30).
Definition l2ctrl.h:148
uint64_t u64
Definition type.h:24