RV32 SoC DS UG
High-Perf RV32 SoC DS UG
RV64 SoC DS UG API and Examples
Embedded IDE UG
Loading...
Searching...
No Matches

Overview

Function definitions for L2CTRL driver.

Functions

void l2cache_waitFlush ()
 Wait until Flush is completed.
void l2cache_flush (void *address, u64 size)
 Use the L2 cache registers to flush a range of memory, using physical address.
void l2cache_flushBlocking (void *address, u64 size)
 Use the L2 cache registers to flush a range of memory, using physical address and wait until the flush is completed.
void l2cache_setFlushInterrupt (u64 mask)
 Set L2 Cache Flush Interrupt.

Function Documentation

◆ l2cache_flush()

void l2cache_flush ( void * address,
u64 size )

#include <l2ctrl.h>

Use the L2 cache registers to flush a range of memory, using physical address.

Parameters
addressPhysical Address of ram for flusing.
sizeSize of address to be flushed.
Note
This will also flush the CPUs L1 data caches, as the L2 is inclusive.

Definition at line 14 of file l2ctrl.c.

◆ l2cache_flushBlocking()

void l2cache_flushBlocking ( void * address,
u64 size )

#include <l2ctrl.h>

Use the L2 cache registers to flush a range of memory, using physical address and wait until the flush is completed.

Parameters
addressPhysical Address of ram for flusing.
sizeSize of address to be flushed.
Note
This will also flush the CPUs L1 data caches, as the L2 is inclusive.

Definition at line 22 of file l2ctrl.c.

◆ l2cache_setFlushInterrupt()

void l2cache_setFlushInterrupt ( u64 mask)

#include <l2ctrl.h>

Set L2 Cache Flush Interrupt.

Parameters
maskSet 0x1U to enable Flush Interrupt.

Definition at line 27 of file l2ctrl.c.

◆ l2cache_waitFlush()

void l2cache_waitFlush ( )

#include <l2ctrl.h>

Wait until Flush is completed.

Definition at line 9 of file l2ctrl.c.