Memory Coherency

The Sapphire RV32 SoC does not implement memory coherency with the DMA channel, also known as the AXI slave channel. The user must invalidate the address of the data cache whenever DMA overwrites the CPU's previously wrote data, the CPU could potentially read the old data from the caches.