Sapphire SoC DS Sapphire SoC UG Sapphire HP SoC DS Sapphire HP SoC UG RISC-V Embedded IDE UG Board Support Package
Loading...
Searching...
No Matches
plic_instance_t Struct Reference

#include <plic.h>

Data Fields

u32 target
 Set Target to handler external interrupt.
u32 gateway
 Interrupt source ID.
u32 priority
 Priority Level: 0=Disable, 1=Low, 3=Highest.
u32 enable
 Interrupt Enable Bit (1=Enable).
u32 threshold
 CPU accepts any priority > 0.

Detailed Description

PLIC instance. Holds the software registers and hardware pointer.

Note
This structure holds configuration values to be applied to the hardware.
  • target: Set Target to handler external interrupt.
    • gateaway: Interrupt source ID.
    • priorty: Priority Level: 0=Disable, 1=Low, 3=Highest
    • enable: Interrupt Enable Bit (1=Enable)
    • threshold: CPU accepts any priority > 0

Definition at line 112 of file plic.h.

Field Documentation

◆ enable

u32 plic_instance_t::enable

Interrupt Enable Bit (1=Enable).

Definition at line 116 of file plic.h.

◆ gateway

u32 plic_instance_t::gateway

Interrupt source ID.

Definition at line 114 of file plic.h.

◆ priority

u32 plic_instance_t::priority

Priority Level: 0=Disable, 1=Low, 3=Highest.

Definition at line 115 of file plic.h.

◆ target

u32 plic_instance_t::target

Set Target to handler external interrupt.

Definition at line 113 of file plic.h.

◆ threshold

u32 plic_instance_t::threshold

CPU accepts any priority > 0.

Definition at line 117 of file plic.h.


The documentation for this struct was generated from the following file:
  • C:/Users/JasonLau/Downloads/workspace_local/GitLab/efx_IP/efx_soc_rv64/embedded_sw/software/standalone/driver/plic/plic.h