Support Center

Login Register Register a Kit

Home Documentation IP Cores

Example Design: Using the Internal Reconfiguration Feature in T20 FPGAs

Trion® FPGAs have built-in hardware that supports an internal reconfiguration feature in which the FPGA can reconfigure itself from an image stored in flash memory. The FPGA first configures itself using a "golden" image. Next, the design triggers the FPGA to reconfigure. Finally, the FPGA reconfigures itself using a new image from flash memory.

This example design demonstrates how the T20 FPGA can configure itself on the fly with a new image stored in serial NOR flash memory. This design was compiled with Efinity® software v2022.2 and targets the Trion T20 BGA256 Development Board.

This content is locked and requires you to login before viewing more.

Please Wait!

Please wait...we are loading your content