Support Center

Login Register Register a Kit

Home Documentation IP Cores

Example Design: Trion T120 BGA324 Ruby SoC with Frame Buffer

The Ruby SoC with Frame Buffer example design illustrates how to use a RISC-V processor to control video, generated by a Raspberry Pi camera, displayed on an HDMI monitor. The RTL design targets the Trion® T120 BGA324 Development Board.

The SoC with Frame Buffer example design consists of 2 parts: an RTL design that implements the hardware and targets the Trion® T120 BGA324 Development Board and a software application that lets you interactively control the video displayed on the HDMI monitor.

Ruby SoC with Frame Buffer RTL Design Block Diagram

This content is locked and requires you to login before viewing more.



Please Wait!

Please wait...we are loading your content