Support Center

Login Register Register a Kit

Home Documentation IP Cores

Example Design: Generating Pulse Width Modulation of Variable Duty Cycle

This example design demonstrates how to create pulse width modulation (PWM) with variable duty cycles using the T8 PLL as a reference clock. The design was compiled with the Efinity® software v2018.2 and targets the Trion T8 BGA81 Development Board. The 33.33 MHz on board oscillator generates the PLL reference clock. The PWM output frequency is 10 MHz.

This content is locked and requires you to login before viewing more.



Please Wait!

Please wait...we are loading your content